

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7





Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20A




Fig. 20B




Fig. 20C




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26

SYNCHRONOUS HANDSHAKE PROTOCOL




FIG. 27





FIG. 28

TOP-LEVEL DECOMPOSITION




FIG. 29

N-bit A2S Converter

N-bit S2A Converter




FIG. 30








FIG. 31



(A) Reset Condition




(B) Normal Operation



(C) Stall Condition
(Asynchronous Side Stalls)

FIG. 32



* [$L^?x$; $R^!x$, $V^!$]

FIG. 33





FIG. 34



8-bit 1-of-4 PC Tree

FIG. 35




FIG. 36




FIG. 37




FIG. 38

ARBITRATION LOGIC (clk-vs-Ac^d)




FIG. 39




FIG. 40

S⁰ CONTROL AND STATE





FIG. 41



(x^0 is initialized high out of reset.)

FIG. 42

Ac ACKNOWLEDGE CONTROL




FIG. 43

A2S DATAPATH TRANSFER UNIT

(1-OF-2 VERSION)

4400







FIG. 44

4500





N-bit S2A CONVERTER

N-bit A2S CONVERTER

FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51







FIG. 52






S2Q SAMPLER



5400

FIG. 54



DTU-S2A
(1-of-4 version)

FIG. 55






FIG. 56 Message segmentation MAX_LEN=4



Non-pipelined 3-word burst transfers



Pipelined 4-word burst transfers
(Receiver grants at most one outstanding transfer)

FIG. 57 Burst Transfer Protocol




FIG. 58




FIG. 59




FIG. 60






FIG. 61

Weak-condition output logic:



State Logic:



Acknowledge Logic:



FIG. 62

A2S_DDR_DTU \equiv




FIG. 63






FIG. 64





FIG. 65







FIG. 66



SLAVE_FIXED_BURST_A2S ==




FIG. 67A

SLAVE_FIXED_BURST_S2A ==




FIG. 67B




FIG. 68




FIG. 69




Fig. 70




Fig. 70A




Fig. 71

7200 ↗




Fig. 72




Fig. 73




Fig. 74




Fig. 75

Bits	Field	Usage
v_td[3:0]	SecondNode	Defines the second node of the path to test.
v_td[7:4]	Length	Defines the length of the transaction excluding the first word.
v_td[15:8]	Pattern	Defines the 8-bit data pattern used to fill up the transaction.
v_td[31:16]	RepeatCount	The number of times that the same transaction will be sent.
v_td[32:32]	Echo	Forces the BIST to echo the data on v_td, v_to and v_ttail back to the receiver v_rd, v_from and v_rtail respectively without running any test. This is used to test the connection between the scan register and the BIST circuit.
v_td[33:33]	WaitData	Forces the BIST to wait for a transaction before issuing another one.
v_td[35:34]	NotUsed	
v_to[3:0]	FirstNode	Defines the first destination node
v_ttail	Tail	End of transaction.

Fig. 76A

Bits	Field	Usage
v_rd[3:0]	FirstNode	Will contain the first node id.
v_rd[7:4]	Length	Length of the transaction.
v_rd[15:8]	Pattern	8-bit data pattern used to fill up the transaction.
v_rd[31:16]	RepeatCount	Number of times that the same transaction as been sent until an error was encountered.
v_rd[32:32]	Echo	Indicates that the transaction was echoed.
v_rd[33:33]	Pass	Indicates if the test has been executed successfully or not.
v_rd[35:34]	NotUsed	
v_from[3:0]	FirstNode	Defines the first destination node
v_rtail	Tail	End of transaction.

Fig. 76B

72	64	63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	nextnode
pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern
...
pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern	pattern

Fig. 76C




Fig. 77




Fig. 78